

# **UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

FIRST NAMED INVENTOR ATTORNEY DOCKET NO. APPLICATION NO. **FILING DATE** J 95-0653 05/20/96 MAILLOUX 08/650,719 **EXAMINER** LM61/0503 021186 SCHWEGMAN LUNDBERG WOESSNER & KLUTH KIM, H P 0 BOX 2938 PAPER NUMBER **ART UNIT** MINNEAPOLIS MN 55402 2751 **DATE MAILED:** 05/03/00

Please find below and/or attached an Office communication concerning this application or proceeding.

**Commissioner of Patents and Trademarks** 

•				
Office Action Summary	Application No.	Applicant(s)  Maillouk e	4.1	
	08/650, 119		1 a 1	
	Examiner	Kim 275/		
-The MAILING DATE of this communication appears	on the cover sheet l	beneath the correspondence add	ress	
Period for Response	2//	// )		
A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE 30	The Month(s) FROM THE		
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1.13 from the mailing date of this communication.</li> <li>If the period for response specified above is less than thirty (30) days, and If NO period for response is specified above, such period shall, by default</li> <li>Failure to respond within the set or extended period for response will, by</li> </ul>	response within the statu It, expire SIX (6) MONTH	ntory minimum of thirty (30) days will be constructed in the state of this communication.	nsidered timely.	
Status  Responsive to communication(s) filed on	10 D		·	
☐ This action is FINAL.				
☐ Since this application is in condition for allowance except fo accordance with the practice under <i>Ex parte Quayle</i> , 1935 0			<b>d</b> in	
Disposition of Claims		. 1/1		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1-50 and s	59-64s/are pending in the applic	ation.	
Of the above claim(s)	is/are withdrawn from cons	ideration.		
□ Claim(s)		is/are allowed.		
□ Claim(s) 1-9, 33-35, 46, 48-50, □ Claim(s)	and 59-	6 4 is/are rejected.		
□ Claim(s)	is/are objected to.			
Claim(s) 6 2		are subject to restriction or	are subject to restriction or election	
Application Papers		requirement.		
☐ See the attached Notice of Draftsperson's Patent Drawing F	Review, PTO-948.			
☐ The proposed drawing correction, filed on	is 🗆 approved	☐ disapproved.		
☐ The drawing(s) filed on is/are objected	to by the Examiner.			
☐ The specification is objected to by the Examiner.				
$\hfill\Box$ The oath or declaration is objected to by the Examiner.				
Priority under 35 U.S.C. § 119 (a)-(d)				
<ul> <li>□ Acknowledgment is made of a claim for foreign priority unde</li> <li>□ All □ Some* □ None of the CERTIFIED copies of the</li> <li>□ received.</li> <li>□ received in Application No. (Series Code/Serial Number)</li> <li>□ received in this national stage application from the Intern</li> </ul>	e priority documents h	have been		
*Certified copies not received:	·	• • •		
·		•		
Attachment(s)				
Attachment(s)  Information Disclosure Statement(s) PTO-1449 Paper No(s)	e)	Interview Summary PTO-413		
☐ Information Disclosure Statement(s), PTO-1449, Paper No(s		Interview Summary, PTO-413	n PTO-152	
		Interview Summary, PTO-413  Notice of Informal Patent Application Other		

Art Unit: 2751

Paper No. 22

-2-

## **Detailed Action**

1. Claims 1-9, 33-35, 46, 48-50 and 59-64 are presented for examination. This office action is in response to the Amendment filed on 3/20/00.

#### Restriction

2. Again, newly submitted claim 62 is directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: selecting an external address path and selecting an internal address path limitations were not presented in the originally presented claim set. It appears that the claimed limitation has been claimed in US application 08/984,563 (see claims 39 and 63).

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claim 62 has been withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

## Claim Objections

3. Claim 61 is objected to because of the following informalities:

As to claim 61, it is unclear to the Examiner how to provide a new external addresses while in the burst mode of operation when you are already in a pipeline mode of operation. Also it is unclear how to generate at least one subsequent internal address patterned after the initial

Art Unit: 2751

Paper No. 22

-3-

external address while in the pipelined mode of operation when you are already in a burst mode of operation. In line 5, "the burst mode" lacks antecedent basis. It appears that there is no support in the specification.

4. Claim 61 is objected to under 37 CFR 1.75(b) as not substantially differing from claims
46.

The claims as written do not appear to be substantially different or to provide substantially different patent protection.

Applicants are required to 1) cancel the objected to claims, (2) amend the claims so that they are <u>substantially</u> different from any other claims, or (3) provide sufficient reasons why the claims as presently written are <u>substantially</u> different or provide <u>substantially</u> different patent protection.

Appropriate correction is required.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent,

Art Unit: 2751

Paper No. 22

-4-

or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

6. Claims 1-9, 33-35, 46, 48-50, and 59-64 are rejected under 35 USC 102(b) as being anticipated by *Manning*, U.S. Patent 5,610,864.

As to claim 1, *Manning* discloses the invention as claimed. *Manning* discloses an asynchronously accessible storage device (Fig. 1 and EDO constitutes asynchrous memory, col. col. 6 lines 14-16) comprising mode circuitry to select between a burst mode (col. 6 lines 14-34 and col. 7 lines 43-54) and a pipelined mode (col. 5 lines 43-50, "the current invention include a pipelined architecture" and "switching between standard fast page mode (non-EDO) and burst mode" read on this limitation, in other words, Manning discloses mode circuitry to select between fast page pipeline and burst pipeline); and circuitry operable in either the burst mode or the pipelined mode coupled to the mode selection circuity and configure to select between two modes (Fig. 1 Ref. 40 and col. 6 lines 14-16 & col. 5 lines 41-50).

As to claim 50, Manning further discloses a microprocessor (Fig. 11 Ref. 112). Manning also disclose a system clock (col. 8 line 46) in the microprocessor to operate the processor.

As to claim 2, Manning further discloses the burst mode and the pipelined mode are EDO modes of operation (col. 5 lines 41-50, col. 6 lines 14-34 and col. 7 lines 43-54).

Art Unit: 2751

Paper No. 22

-5-

As to claim 3, Manning further discloses the pipelined mode is an EDO mode (col. 5 lines 41-50, col. 6 lines 14-34 and col. 7 lines 43-54).

As to claim 4, Manning further discloses the burst mode is and EDO mode (col. 6 line 15).

As to claim 5, Manning further discloses the mode circuitry includes a buffer, the buffer for storing an address (Fig. 1 Refs. 18, 22, and 30).

As to claim 6, Manning further discloses the mode circuitry includes at least one counter for incrementing the address (Fig. 1 Ref. 26 and col 5 lines 51-62).

As to claim 7, Manning further discloses the mode circuitry includes receiving an external address (Fig. 1 Ref. 16 and col. 4 lines 16-28).

As to claim 8, Manning further discloses the mode circuitry includes a buffer, the buffer for storing an address (Fig. 1 Refs. 18, 22, and 30).

As to claim 9, Manning further discloses the mode circuitry includes multiplexed device for providing an internally generated address to the storage device (Fig. 1 Refs. 26 and 30 and col. 5 lines 51-62 & col. 3 lines 20-23, selection of external or internal address reads on this

Art Unit: 2751

Paper No. 22

-6-

limitation).

As to claims 33 and 59, Manning discloses a method for accessing a storage device (Fig. 1), comprising: receiving a first address to the storage device (Fig. 2 ROW); selecting between an asynchronously accessible (Fig. 1 and EDO constitutes asynchrous operation, col. col. 6 lines 14-16) burst mode (col. 6 lines 14-26 and col. 7 lines 43-54) and a pipelined mode (col. 5 lines 43-50) of operations of the storage device; selecting between outputting information from the storage device and inputting to the storage device (Fig. 2 /WE, read and write operations read on this limitation); obtaining a second address to the storage device (Fig. 2 /COL), and asynchronously accessing a storage element of the storage device in the selected mode of operation using the first address and the second addresses (Fig. 2, DQ and col. 5 lines 41-50, col. 6 lines 14-26 & col. 7 lines 43-54).

As to claim 34, Manning further discloses a step of switching between the pipelined mode and burst mode (col. 5 lines 41-50, col. 6 lines 14-16 and col. 5 lines 42-50).

As to claim 35, Manning further discloses the second address is an external address (Fig. 1 Refs 16 and 30 and col. 4 lines 16-28).

As to claim 60, Manning further discloses selecting between outputting information from

Art Unit: 2751

Paper No. 22

-7-

the storage device and inputting to the storage device (Fig. 2 /WE, read and write operations read

on this limitation).

As to claim 46, Manning discloses a method for accessing several different locations in an

asynchronously a storage device (Fig. 1 and EDO constitutes asynchrous operation, col. col. 6

lines 14-16), comprising: selecting a pipelined mode of operation (col. 5 lines 42-50); providing

a new external addresses for every access associated with accessing the asynchronously-accessible

memory device while in the pipelined mode of operation (col. 5 lines 42-50, "where memory

accesses are performed sequentially" and "one access per cycle" read on this limitation); switching

a burst mode of operation (col. 6 lines 14-26 and col. 7 lines 43-54); providing an initial external

address associated with asynchronously accessing the asynchronously-accessible memory device

in the burst mode of operation (col. 5 lines 51-62 and col. 8 line 67); and generating at least one

subsequent internal address patterned after the initial external address while in the burst mode of

operation (col. 5 lines 51-62 and col. 8 line 67).

As to claims 48 and 49, Manning further discloses column, row, application, fixed access

based switching (col. 5 line 42 thru col. 6 line 34) for the burst mode and the pipelined mode.

As to claim 61, Manning discloses a method for accessing several different locations in an

asynchronously a storage device (Fig. 1 and EDO constitutes asynchrous operation, col. col. 6

Art Unit: 2751

Paper No. 22

-8-

lines 14-16), comprising: selecting a pipelined mode of operation (col. 5 lines 42-50); providing a new external addresses for every access associated with accessing the asynchronously-accessible memory device while in the pipelined mode of operation (col. 5 lines 42-50, definition of the pipeline "where memory accesses are performed sequentially" and "one access per cycle" reads on this limitation); switching a burst mode of operation (col. 6 lines 14-34 and col. 7 lines 43-54); providing an initial external address associated with asynchronously accessing the asynchronously-accessible memory device in the burst mode of operation (col. 5 lines 51-62 and col. 8 line 67); and generating at least one subsequent internal address patterned after the initial external address while in the burst mode of operation (col. 5 lines 51-62 and col. 8 line 67).

As to claim 62, *Manning* further discloses the step of selecting an external address path if the pipeline (col. 5 lines 41-50) and selecting an internal addresses path if the burst mode (col. 3 lines 19-23).

As to claim 63, *Manning* discloses a storage device, comprising; an array of memory cells (col. 4 lines 13-15); mode circuitry for receiving a burst/pipeline signal (col. 5 lines 41-50, col. 6 lines 14-34 & col. 7 lines 43-54); and operation circuitry operable in a burst or a pipeline mode of operation depending upon the burst/pipeline signal, the operation circuitry switchable between burst and pipeline modes of operation (col. 5 lines 41-50, col. 6 lines 14-34, and col. 7 lines 43-54).

Art Unit: 2751

-9-

Paper No. 22

As to claim 64, Manning discloses a memory circuit, comprising; an array of memory cells (col. 4 lines 13-15); burst/pipeline selection circuitry for determining a burst or a pipeline mode of operation of the memory circuit (col. 5 lines 41-50, col. 6 lines 14-34 & col. 7 lines 43-54); and mode circuitry capable of operation in either a burst mode or a pipeline mode of operation, and switchable between burst and pipeline modes of operation (col. 5 lines 41-50, col. 6 lines 14-34, and col. 7 lines 43-54).

## Response to Amendment

7. Applicant's arguments with respect to claims 1-9, 33-35, 46, 48-50, and 59-64 have been considered but are deemed to be persuasive.

Applicant's argument on page 3 middle that the reference does not disclose a mode circuitry to select between a burst mode and a pipeline modes of operations is not considered persuasive.

Manning discloses this limitation (col. 5 lines 43-47, col. 6 lines 14-26 and col. 7 lines 44-55, "the current invention include a pipelined architecture" and "switching between standard fast page mode (non-EDO) and burst mode" read on this limitation, in other words, Manning discloses a mode circuitry to select between fast page pipeline and burst pipeline See also, Fig. 2 and col. 6 lines 14-34).

Applicant's argument on page 4 bottom that the reference does not disclose receiving a pipeline/burst select signal and mode circuitry is not considered persuasive.

Art Unit: 2751

Paper No. 22

-10-

Manning discloses receiving a pipeline/burst select signal and mode circuitry (col. 5 lines 43-47,

col. 6 lines 14-34 and col. 7 lines 44-55).

Therefore, broadly written claims are disclose by the references cited.

### Conclusion

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - 1. US 5587964, 19961224, Page mode and nibble mode DRAM, Rosich, Mitchell N., et al.
- 9. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
- 10. Applicants are requested to number each line of each <u>claim</u> starting with line number one to provide easier communication in the future.
- 11. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the

Art Unit: 2751

Paper No. 22

-11-

amendments avoid such references or objections. See 37 C.F.R. § 1.111(c).

12. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

13. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Hong Kim whose telephone number is (703) 305-3835. The Examiner can normally be reached on the weekdays from 8:30 AM to 5:00 PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Eddie Chan, can be reached on (703) 305-9712.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

14. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

or faxed to:

(703) 308-9051-2, (for formal communications intended for entry)

Or:

(703) 305-9731 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Art Unit: 2751

Paper No. 22

-12-

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

(th

HK

Patent Examiner April. 26, 2000

EDDIE P. CHAN EDDIE P. CHAN SUPERVISORY PATENT EXAMINER